CIOReview
CIOREVIEW >> Semiconductor >>

EZchip Introduces TILE-Mx100 with Hundred ARM CPU cores for Network Applications and NFV

By CIOReview | Friday, March 6, 2015

FREMONT, CA: EZchip Semiconductor, a provider of Ethernet network processor, comes up with TILE-Mx multicore processor family with combination of 100 ARMv8-A 64-bit cores to enhance performance of network applications and Network Functions Virtualization (NFV).

With increase in data traffic load and complexity of packet processing, the existing multicore CPUs are expected to give maximum compute power for data center workload, higher throughput and better power efficiency. Addressing these challenges, TILE-Mx multicore processor provides efficient mesh with coherent cache and massive bandwidth for linear scaling of interconnected cores and accelerators for packet processing that develops new network architectures to support open hardware platforms and software virtualization. The optimized and highly parallel architecture is supported by hardware accelerators from EZchip's network processors and many-core processors built by Tilera, a semiconductor company, with high performance-per-watt and linear scaling.

Tile-Mx comprises ARMv8-A 64-bit ARM Cortex-A53 cores to deliver standard processor architecture with high power efficiency and availability of a large of open software ecosystem for application developers. The new multicore processor, optimized for data-path throughput, blends high performance management and control-plane processing.

The new chip comprises EZchip’s hardware-based accelerators such as traffic manager featuring 256K queues with traffic shaping, policing and Service Level Agreement (SLA) enforcement, hardware accelerated packet classification and table lookups for millions of flows. These accelerators optimize applications' data-path packet processing to facilitate statistics update for numerous amount of counters, pattern match, cryptography and public-key acceleration.

The new multicore processor shows flexibility by incorporating optimized memory architecture with high bandwidth to internal as well as external memories and multiple interfaces for various types of Ethernet such as 1GE, 10GbE, 25GbE, 40GbE, 50GbE and 100-Gigabit and Peripheral Component Interconnect (PCI-Express).

TILE-Mx also provides support for ARM ecosystem such as hypervisor for virtualization, Linux operating system (OS), software development toolset, Data Plane Development Kit (DPDK) libraries and driver for fast packet processing, On-Device Portal (ODP) application programming interfaces, open source and software stacks for Open Virtual Switch (OVS), routing, Internet Protocol Security (IPsec), Secure Sockets Layer (SSL), load balancing, Intrusion Detection/Prevention (IDS/IPS) and application recognition.

The new chip helps offload and accelerate deployments with servers and virtual machines (VMs) to manage reaching to better performance and higher applications density for NFV and Software Defined Networking (SDN). The solution magnifies the throughput and scaling with reduction consumed power and cost by optimizing platforms such as appliances, blades, intelligent adapters or NFV servers for running Virtualized Networking Functions (VNFs).

TILE-Mx multicore processor family delivers load balancing, security, network monitoring, SDN & NFV, virtualization, application recognition and video processing. The chip can be used in network appliances, white boxes, server blades and NFV servers for data center, cloud, enterprise and carrier networks.

Check Out:  Semiconductor Review